A Performance Analysis of Cmos-Based Design for A Finfet Sram Cell

Research Scholar – Santanu Maity[1]
Department of Electronics and communication Engineering, Faculty of Engineering & Technology Mansarovar Global University Billkisganj, Sehore, Madhya Pradesh

Research Guide - Dr. Mayank Mathur[2]
Department of Electrical & Electronics Engineering, Faculty of Engineering & Technology Mansarovar Global University, Billkisganj, Sehore, Madhya Pradesh
[1] santanu2010@gmail.com, [2]mayankmathur458@gmail.com

Article Info
Page Number: 794-802
Publication Issue:
Vol. 70 No. 2 (2021)

Article History
Article Received:
05 September 2021
Revised: 09 October 2021
Accepted: 22 November 2021
Publication: 26 December 2021

Abstract
SRAM cells based on long channel devices are somewhat more resilient than optimised SRAM, but the higher gate-edge direct tunnelling leakage and parasitic capacitances decrease the power usage. SRAM cell leakage has to be minimised if the cell is to be made more stable. As a result, a variety of low-power approaches are employed to minimise power dissipation and leakage currents. The static noise margin of FinFET-based SRAM cells with built-in feedback is shown to be significantly improved without read/write in time analysis when designed with built-in feedback. SRAM cells based on FINFET technology are preferred over CMOS-based SRAM cells because they offer a shorter access time, lower power consumption, and lower leakage current. In this aspect, FinFET is a promising technology that is advancing. The SRAM cell device is designed, modelled, and optimised in this paper.
Keywords— SRAM, FINFET, Power, cell, device, CMOS, channel, gate, tunnelling

Introduction

CMOS (Complementary Metal Oxide Semiconductor) inverters are the most fundamental electronic components because they change a 0 to a 1 or vice versa. pMOSFET (p-channel Metal Oxide Semiconductor Field Effect Transistor) and nMOSFET are used in the design of this circuit board set. PMOSFET is linked to Vcc and nMOSFET is connected to the ground through the drain. [1] A pMOSFET gate is open and a nMOSFET gate is closed when the inverter input is '0', resulting in an output of '1.' This is comparable to the case when an input of 1 result in an output of 0. The inverter's symbol. Despite the fundamental configuration and circuitry, the relationship between static random access memory's conventional layout and hardware (SRAM). An inverter and its architecture make up the transistors Tr1 (nMOSFET) and Tr2 (pMOSFET). It's tied to c04-math-0001 and is shared by both Tr1 and Tr2. [2]

In order to read or write data from or to node Q, the gate2 is open when the WL potential is '1'. Charged particles can cause electrons to rush into an SRAM's "high" node, which lowers it's potential. This is an analogous circuit to SRAM. Vcc is connected to the 'High' node, which in turn connects to the 'High' node. The SRAM condition is flipped if the pace of reducing the

potential is great enough compared to the speed of recovery. [3] Because SRAM's flipping process is dynamic, it is impossible to estimate Qcrit from static data. To get Qcrit from an SRAM, you'll need to do a dynamic circuit simulation. Voltage-induced flaws or pre-existing imperfections trap charge in the gate dielectric during transient transistor operation. The transistor's reliability is greatly impacted by the amount of charge that gets trapped inside. Dielectric breakdown, wherein the gate's insulating qualities are lost, or changes in the transistor's electrical parameters, such as its threshold voltage or current, can lead to degradation. [4]

The progression of the primary transistor reliability concerns as they were discovered throughout the course of history. The presence of ionic impurities such as Na, which were introduced during manufacturing, was one of the first deterioration processes for transistors to be detected in the early 1960s. In the 1970s, electrical breakdown of the gate dielectric was discovered as a critical reliability concern when transistor scaling was employed to boost circuit performance and density. As a result, hot carrier injection in NMOS and negative bias temperature instabilities (NBTIs) in PMOS were observed in the case of charge trapping and trap creation. [5]



Figure 1 SRAM Cell

G. Ravikishore (2021) [6] As an improvement and alternative to the bulk-Si MOSFET paradigm, FinFETs have been introduced. FinFET, a non-planar demonstrating technology for small-size semiconductors, is expected to take over and replace conventional planar MOSFETs in the future because of its better capacity than short-channel control impacts, off-state leakage current, Power scattering and spread deferral, and optimised area and power delay product in the future. Shorted Gate mode FinFET Transistors were used to model a high-value 6T-SRAM cell. The CADENCE 45nm tool is used to conduct a thorough investigation using a conventional 6T-CMOS SRAM cell. For 0.7V supply voltage, the delay ranges from 10.34ns to 33.28 ps.

P. K, M (2020) [7] FinFET and MOSFET 6T SRAM cells were used in the design and implementation of an 8-by-8 memory array in this study. In this research, Cadence Virtuoso EDA tool with 45nm technology and a supply voltage of 2V is used to analyse the performance of several configurations of FinFET SRAM and Planar MOSFET SRAM. FinFET SRAM circuits have the potential to reduce power consumption by 60.2%, reduce latency by 78.68%, and enhance SNM by 7.14%. Power consumption is also reduced by 75.15 percent in the proposed 8x8 FinFET memory array. To meet the demand for a more efficient storage system, FINFET SRAM has been developed as a new technology that uses 7nm transistors. The three-dimensional architecture of the gate is the primary reason for this ground-breaking technology's reduced reliance on conventional drain and source terminal controls

METHODOLOGY

Bulk CMOS's fundamental material and process technology restrictions make scaling down to smaller and smaller sizes a serious problem. Small channel leakage is the fundamental downside of CMOS design, and this leakage is exacerbated by the lower oxide thickness and higher substrate doping. It is possible to get the most performance out of the device by decreasing the threshold voltage and increasing the leakage current. Gate-dielectric leakage, sub-threshold leakage, device-to-device variance, and low yield are the main impediments to gate length scaling to 22nm and beyond. Double gate or multi-gate devices are predicted to be the ideal option for reducing leakage problems and reducing the channel length of the transistor, according to the International Technology Roadmap for Semiconductors (ITRS). To solve the difficulties of scaling, the FINFET based designs are known as double gate devices that allow improved control over short channel effects.

Gates of the double gate or FINFET device enable current flow between drain and source by modulating the channel from both sides instead of just one side when the threshold value Vt is below a potential voltage. In order to lessen Drain Induced Barrier Lowering (DIBL) and enhance the channel current shutoff, the potential supplied to two gates combined influences the channel potential. This fights against the drain impact and results in a better channel current shutoff. Transistors based on the FINFET technology have a strong power-to-delay ratio and an unusual time delay. Multi-FIN based field effect transistors have a 3D structure. The following areas make up the FINFET model structure. Multi-threshold CMOS is an example of this (MTCMOS). Microprocessor devices with multi-threshold capabilities (MTCMOS) There are numerous threshold voltages (Vth) that may be used in multi-threshold CMOS in order to increase the latency or power of a semiconductor.

An inversion layer is generated when a transistor's gate voltage exceeds the threshold voltage. Devices with a low Vth switch quickly, making them useful in critical delay routes where clock durations need to be limited. Devices with low Vth have a larger static leakage power than those with higher Vth. Static leakage power is reduced by using high Vth devices on non-critical pathways. When compared to low Vth devices, high Vth devices reduce static leakage by a factor of ten. The sleep transistor is activated in the ACTIVE state. The circuit's function is unchanged. As a result of this, the gate is disconnected from the ground in STANDBY mode, which is when the transistor is off. The threshold voltage of the sleep transistor must be

increased in order to reduce leaking. Sleep transistors with large leakage currents are less suitable for power gating if this criterion is not met. By making the sleep transistor narrower than the total width of all the pull-down transistors, less leakage may be achieved. As a result of this need, the sleep transistor's voltage drops when it is on must be carefully sized. The logic gate's effective supply voltage is reduced as a result of the sleep transistor's voltage drop. Because of the body effect, it also raises the threshold voltage of pull-down transistors. Materials and transistor and connection architectures must be developed to meet performance/power/cost goals in the most modern IC technologies. The reliability of these new IC technologies continues to be a serious issue. A crucible made of polycrystalline silicon (EGS) is heated to above the melting point of silicon (1412°C) during the crystal-growing process. A seed crystal (e.g., 111>) is hung in a seed holder above the crucible.



Figure 2 SRAM Layout design

Using a needle and thread, put the seed into the melted wax. Some of the seed crystal dissolves, but its tip is still in contact with the liquid. After then, it is gently removed from the melt. The seed crystal serves as a template for the liquid silicon that adheres to the crystal and freezes or solidifies. A huge single crystal is formed via gradual freezing at the solid-liquid interface. Prior to crystal formation, impurities in the form of strongly doped silicon can be added to the melt to achieve the appropriate impurity concentration. Silicon ingot weight and wafer size are expected to reach 450 kilogrammes and 18 inches, it's to lower the processing cost per square foot. Dopants are continually being rejected into the melt as the crystal grows (k0 1). A concentration gradient will form at the interface if the rejection rate is greater than the rate at which the dopant can be carried away by diffusion or churning. Cs minus Cl equals k0, which is the segregation coefficient (0). It is possible to calculate an effective segregation coefficient ke by dividing Cs by the impurity concentration distance from the interface. Since the beginning of the IC industry, ensuring the reliability of silicon integrated circuits (ICs) has been a key effort. Cross-disciplinary research has yielded a thorough knowledge of silicon circuit reliability degradation processes. As silicon manufacturing technologies progress, reliability is increasingly a main consideration and a major factor in the design of a process technology. The introduction of new dielectric and interconnect materials and innovative transistor topologies, as well as demanding performance and power requirements, will necessitate the study of

reliability in the Si industry. In this paper, we'll take a look at what we now know about silicon circuit dependability and the underlying physical processes. This focuses on silicon device degradation processes. Transistor deterioration and gate dielectric degradation, metal conductor and insulating dielectric degradation, radiation-induced soft error generation, and the influence of energetic particles on circuits are all discussed in detail.

Silicon and gallium arsenide are the two most essential semiconductors used in both discrete devices and integrated circuits. Single-crystal growth methods for these two semiconductors are discussed in detail in this paper. Single crystals are formed from high-purity polycrystalline semiconductors that are chemically treated from silicon dioxide and gallium and arsenic for gallium arsenide wafers. Using a diamond saw, the single-crystal ingots are sliced into wafers to establish the material's diameter. The surfaces of these wafers are etched and polished so that devices may be built on top of them. The formation of single-crystal semiconductor layers on a single-crystal semiconductor substrate is a closely related technique to crystal growth. Epitaxial growth of an n-type silicon on an n+-silicon substrate is an example. While epitaxial development on GaAs can result in heteroepitaxy, if the epitaxial layer and the substrate are chemically and frequently crystallographic ally different, we get heteroepitaxy.

The process involves an equipment called a crystal puller. The puller contains three basic components: (a) a furnace, which incorporates a fused-silicon (SiO2) crucible, a graphite susceptor, a rotating mechanism (clockwise as indicated), a heating source, and a power supply. As the crucible spins during the growth process, (a) a seed holder and a counter-clockwise rotating mechanism are used to draw the crystals out; and (b) an ambient control that comprises a gas supply, a flow control, and an exhaust system is used to prevent contamination of molten silicon. There is also an overall microprocessor-based control system for pulling factors such as temperature, crystal diameter, pull rate and rotation speeds and allowing predefined stages in the process for the puller. Also, the control system is able to respond autonomously, decreasing the need for operator interaction.

Result

The self-alignment of the two opposing gates of the twin gate FinFET SRAM cell a makes it an excellent choice. Its manufacturing process is very compatible with the regular CMOS fabrication method. Supply voltage (Vdd), fin height (H), and threshold voltage can all be adjusted to decrease leakage (Vth). Increasing the Fin height induces a fall in Vdd, however a decrease in Vdd impairs the cell's stability. High-speed, low-power memories are required. Low power dissipation is one of the advantages of using FinFET-based SRAM cells. The noise margins in a FinFET cell are also greater than in a conventional cell. Control of short channel effects is possible without diminishing the gate-oxide thickness or increasing channel doping in FinFET. Shorted or tied gate (SG) mode, low power (LP) mode, independent gate (IG) mode, and IG/LP mode are all possible modes of operation.

Figure 3 FinFET SRAM Output

Both gates are regulated in the IG mode to save power. Driven Double Gate Simultaneously: A shortened gate It is made up of WL to enable FinFET NMOS transistors for access. Two FinFET inverters can be linked together to make a large CMOS SRAM. A FinFET can reduce leakage by reducing the short-channel impact. However, the 6T SRAM's latency increases throughout the read and write cycles by using DG FinFET to a certain extent. This study deals with transistors of the smallest possible size. SRAM with the smallest possible cell size has excellent noise immunity and reliability, making it a popular choice. However, the higher leakage power consumption and cell area that come with larger SRAM cells are significant drawbacks. SRAM cells, pre-charge, sense amplifiers, MUX, NAND gates, AND gates, NOR gates, and row Decoder are all part of the SRAM IC architecture. The cell is the most critical component since all other circuitry is connected to and around the cell. In order to create the SRAM memory array, the 6-transistor cell structure was adopted. Low static power dissipation, improved noise margins, rapid switching rates, and compatibility for high-density SRAM arrays are some of the benefits of employing complete CMOS SRAM design. CMOS 6-T cells were utilised to create a 64-bit SRAM. CMOS 6-T cells have a capacity of storing one bit per cell. Research papers have been published on reducing dynamic power dissipation, as well as on reducing static power dissipation, according to a literature study. SRAM memory design must increasingly include power dissipation as a primary consideration as technology improves. Because the entire amount of power dissipated is determined by the amount of memory. SRAM memory cell short circuit power dissipation has been improved based on the aforementioned review of the literature and thorough examination of past work. Short circuit power in a single cell using 90 nm technology is in the micro watt region for SRAM memory cells, according to a literature analysis, which found that as the size of the memory rises, so does the amount of power dissipated during rise and fall times of input data.



Figure 4 SRAM memory cells output

As a result, it was determined to improve the short circuit power on the basis of past research. This is a Random-access architecture that is Asynchronous. Memory locations (addresses) may be read or written at a constant pace and in any order, regardless of physical location, hence the term. Simple cell circuits are organised in horizontal rows and vertical columns to share connections in the storage array, or core. A storage array's horizontal lines are termed word lines, while its vertical lines are called bit lines, since data flows in and out of cells along these lines. To read or write data into a cell, you must first choose the cell's row and column. Each cell can hold either 0 or 1 bytes of data. Depending on the application, Memories can concurrently pick 4, 8, 16, 32, or 64 columns in a row. The decoding of binary address information is used to pick the rows and columns (or groups of columns) to be shown. A row decoder with two n out-put lines, one for each n-bit input code, may be an example of this. There are 2 m-bit line access signals generated by the column decoder, either of which can be activated at any one moment.

Conclusion

SRAM Finfet of 45nm technology has a greater SNM ratio than CMOS based SRAM, based on the simulation findings. As a result, the read and write operations of 1 and 0 are both successful. A PFET transistor's drain current (Q in the above design) is multiplied by its power supply voltage to get the dynamic power dissipation. A more robust SRAM cell is shown to be more resistant to process variation than another SRAM cell, according to the investigation. Once access transistors through word line are switched on, the write and read operations may be performed. During hold situation, access transistors are turned off. Between the power supply and the low Vth circuit, or between the low Vth circuit and the ground, the sleep transistor is connected. The greater SNM may be accomplished simply adjusting the device characteristics of a typical 6T SRAM cell, without changing the SRAM cell array architecture in any way whatsoever. Both the output and input of the second inverter are linked. It also has two transistors for access. The bit line is linked to the access transistors' source terminal. As requested by the user, the data was saved. As a result, the examination of read and write operations is flawless. In this paper, a CMOS-based design for a FINFET SRAM cell is described. Static memory cells are made up of two inverters linked back-to-back.

Refernce

1. Y. Sharma, A. Singh and A. Pandey, "Comparative Design and Analysis of FinFET and CMOS SRAM Cell," 2019 International Conference on Signal Processing and Communication (ICSC), 2019, pp. 275-278, doi: 10.1109/ICSC45622.2019.8938343.
2. Ravindra Singh Kushwah, "ANALYSIS OF LEAKAGE CURRENT AND POWER REDUCTION TECHNIQUES IN FINFET BASED SRAM CELL", ITM University Gwalior India *ORCID: 0000-0001-5229-0204, Jan 2015.
3. G. Saranya, S. Jakkammal and K. Kalarani, "DESIGN AND IMPLEMENTATION OF LOGIC GATES USING FINFET TECHNOLOGY", International Journal of Advanced Technology in Engineering and Science, vol. 03, no. 01, March 2015.
4. Prateek Mishra, Anish Muttreja and Niraj K. Jha, "FINFET Circuit Design", Department of Electrical Engineering Princeton University NJ USA.

5. Shyam Akashe and Sanjay Sharma, "Leakage Current Reduction Techniques for 7T SRAM Cell in 45 nm Technology", Wireless Pers Commun, pp. 71:123-136, 2013.
6. G. Ravikishore. and N. M. Nandhitha, "6T-SRAM Design to Optimize Delay Using Finfet Technology," 2021 Third International Conference on Intelligent Communication Technologies and Virtual Mobile Networks (ICICV), 2021, pp. 540-544, doi: 10.1109/ICICV50876.2021.9388559.
7. P. K, M. B, M. K P and S. M S, "Comparative analysis of FinFET and Planar MOSFET SRAMs," 2020 International SoC Design Conference (ISOCC), 2020, pp. 11-12, doi: 10.1109/ISOCC50952.2020.9333122.
8. Narender Hanchate and Student Member, "IEEE and Nagarajan Ranganathan Fellow IEEE "LECTOR: A Technique for Leakage Reduction", CMOS Circuits" IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, vol. 12, no. 2, FEBRUARY 2004.
9. Srikanth Katrue and Dhireesha Kudithipudi, "GALEOR: Leakage Reduction for CMOS Circuits", Department of Computer Engineering Rochester Institute of Technology Rochester, 2008.
10. K. Saxena, B, A. Raj and S. Dasgupta, "finfet based nanoscale sram cell design: analysis of performance metric process variation effect underlapped finfet and temperature", IEEE Circuits and System Magazine, vol. 11, no. 2, pp. 38-50, 2011.
11. Yu-Sheng Wu, Ming-Long Fan, V.P.-H. Hu, Chien-Yu Hsieh, Pin Su and Ching-Te Chuang, "Comparison of 6T and 4T FinFET SRAM Cells for Subthreshold Operation Considering Variability—A Model-Based Approach", IEEE Transactions on Electron Devices, vol. 58, no. 3, pp. 609-616, Mar. 2011.
12. L. Dhulipalla and A. Lourts Deepak, "implementation and Design of 32nm FINFET based 4×4 SRAM cell array using 1-bit 6T SRAM", International Conference on Nanoscience Engineering and Technology (ICONSET), vol. 177, no. 180, pp. 28-30, 2011, Nov. 2011.
13. R. Mahapatra, R Mahapatra and M. Rahaman, "32nm Design of a independent gate FinFET based SRAM cell with noise margin improved for low power application", International conference on electronics and communication systems (ICECS) 2014, vol. 1, no. 5, pp. 13-14, Feb. 2014.
14. Niraj K. Jha and Debajit Bhattacharya, "FinFETs: From Architectures to Devices", Advances in Electronics, vol. 2014, pp. 21, 2014.
15. Sharma Vijay, Kumar Manisha Pattanaik and Raj Balwinder, "INDEP approach for leakage reduction in nanoscale CMOS circuits", International Journal of Electronics, vol. 102, no. 2, pp. 200-215, 2015.
16. S. Srivastava and R. Kumar, "Indirect method to measure software quality using CK-OO suite," 2013 International Conference on Intelligent Systems and Signal Processing (ISSP), 2013, pp. 47-51, doi: 10.1109/ISSP.2013.6526872.
17. Ram Kumar, Gunja Varshney , Tourism Crisis Evaluation Using Fuzzy Artificial Neural network, International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-1, Issue-NCAI2011, June 2011
18. Ram Kumar, Jasvinder Pal Singh, Gaurav Srivastava, "A Survey Paper on Altered Fingerprint Identification & Classification" International Journal of Electronics

Communication and Computer Engineering Volume 3, Issue 5, ISSN (Online): 2249–071X, ISSN (Print): 2278– 4209

19. Kumar, R., Singh, J.P., Srivastava, G. (2014). Altered Fingerprint Identification and Classification Using SP Detection and Fuzzy Classification. In: , et al. Proceedings of the Second International Conference on Soft Computing for Problem Solving (SocProS 2012), December 28-30, 2012. Advances in Intelligent Systems and Computing, vol 236. Springer, New Delhi. https://doi.org/10.1007/978-81-322-1602-5_139
20. Ram Kumar, Sarvesh Kumar, Kolte V. S.," A Model for Intrusion Detection Based on Undefined Distance", International Journal of Soft Computing and Engineering (IJSCE) ISSN: 2231-2307, Volume-1 Issue-5, November 2011
21. Ram Kumar, Jasvinder Pal Singh, Gaurav Srivastava, "A Survey Paper on Altered Fingerprint Identification & Classification" International Journal of Electronics Communication and Computer Engineering ,Volume 3, Issue 5, ISSN (Online): 2249–071X, ISSN (Print): 2278–4209.