# Increased Clock Gating Efficiency for SRAM and Sequential Circuits

<sup>1</sup>Dr.D.R.V.A. Sharath Kumar, Associate Professor, ECE Department, Maturi Venkata Subba Rao (MVSR) Engineering College

drvask\_ece@mvsrec.edu.in

<sup>2</sup>Sudhir Dakey, Assistant Professor, ECE Department, Maturi Venkata Subba Rao (MVSR) **Engineering College** sudhir ece@mvsrec.edu.in

done in Xilinx 14.2 ISE.

Article Info Page Number: 1029 – 1043 **Publication Issue:** Vol. 71 No. 3 (2022)

#### Abstract

Many different kinds of VLSI architectures find utility in timecritical situations. This study explores several methods for reducing power consumption in VLSI circuits. Combining clock frequency control, switching activity, and scaling factor are just three examples of the many existing methods for conserving power. As glitching and clock triggering difficulties become more common, the suggested study implemented a better clock gating circuit. This work proposes a method for decreasing power consumption through the use of clock gating based on a D-latch model. To reduce clock switching issues like gitching and clocking, a buffer circuit placed between the source and load circuits and integrated clock triggering on the LATCH circuit could be implemented. The SRAM and sequential counter circuits in this implementation are optimized for performance while adhering to the power-decrease method. Many practical uses rely heavily on specialized circuits designed for them, such as FPGAs and DSPs. Power reduction results from SRAM and sequential circuits need to be evaluated through experimental study. As compared to earlier studies, improvements in coverage, Article Received: 12 January 2022 power, and latency were achieved. The majority of the design is

*Revised:* 25 *February* 2022 Accepted: 20 April 2022 Publication: 09 June 2022

Article History

Keywords: Enhanced clock gating; D-Latch gating; SRAM; sequential circuit; Area; Delay;

### Introduction

Reducing power consumption in VLSI circuits is essential for use in real-time applications. Since there are many different ways to perform gate-level switching operations, VLSI circuits consume a lot of energy. Using gate level circuits, one can choose between various logic configurations with respect to power usage. Multiple elements, including as the circuit's power supply, the ambient temperature, and the qualities of the semiconductors, contribute to the overall level of noise in a digital system. An important source of energy loss in a circuit is ground bouncing. It is possible to use channel [1] data transmission limits as an approximation for the minimum allowable power dissipation. In a gate-level circuit, different combinations of lawful gateways can produce the same outputs, but with wildly varying estimates of power consumption [2]. The delay at each bit of data in the gate logic must be ignored if the module's logical utility is to be evaluated. Memory chips can be divided into two categories: static and dynamic [3]. Static RAM relies on flip-flops to store data, while dynamic RAM uses MOSFETs and a capacitor. Preparing sensor node layouts using partitioned SRAM helps meet the low-power criterion as well [4].

The primary objective of this study is to discover new ways of reducing the power dissipation of VLSI circuits, and several reviews have looked into this question. Some methods used to cut down on power waste include increasing voltage, decreasing semiconductor size, and putting semiconductors to sleep. Despite the design's complexity, a 6T SRAM cell was incorporated to provide reliable circuit execution and efficient use of energy. To reduce leakage power with a clock gating technique, [5] DFF with big register circuits on the VLSI module are frequently favored. Clock triggering techniques, switching pulse-based gated clock generation, and a synchronous clock generating circuit [6] have been designed to minimize power consumption. As the power requirements of Static Random Access Memory Field Programmable Gate Arrays (SRAM FPGAs) continue to rise, new CAD tools and lower power FPGA hardware are required. Clock-gating approaches have been implemented in low-force FPGA systems with limited success in lowering total normal force consumption [7]. Clock-gating relies heavily on topological and fractional reconfiguration. The arrangement relies heavily on the successful reconfiguration of design memory to incorporate the clock guiding assets. Using gated, tree-based clock drivers, the D flip-flop lessens the burden on the dynamic clock drivers. Using D flip-flops mitigates clock spikes while also decreasing clock signal power consumption [9]. The DFF is used to control the "CLK" signal's journey from the global clock source to the proximal clock signal in the memory, and the "Lock" signals along this path are dynamic [10]. On the basis of the DFF output and the global clock, an AND-based RTL circuit provides a neighborhood clock signal for memory [11].

Lower power FPGA hardware and new design techniques are required because of the exponential growth in power consumption in SRAM-FPGAs. Implementing clock-gating techniques in low-power FPGAs has been attempted with little success in reducing total power consumption [12]. The clock-gating strategy is predicated on topological shifts and internal reorganization. The problem stems from a missing step in reconfiguring the setup memory diagrams for the clock control resources. The normal power disseminated by the circuits can be determined by observing their motion, which can be used to analyze their performance. Limiting the amount of data that can be exchanged in a VLSI design is one such goal [14]. [15,16]. The DFF's clock gating strategy can be supplemented with logic to infer a gated clock. Delay and power consumption minimization are two primary design objectives [15]. In this case,

retiming could be used to postpone the formation of succeeding circuits. The least spread over a tree for a very large scale integrated circuit can be determined via an RTL computation.

Using the Bellmanford computation, researchers can isolate the synchronous circuitry of the basic way of analysis [16]. Clock gating is generally accepted as the most energy-efficient method due to its ability to cut power usage at the framework, RTL, and gate levels. At the RTL level [17], which is higher than the gate level, tasks are completed in register blocks, much as they would be in a logical gate circuit. Disabling the clock while flip flops are not in use is the fundamental objective of the clock gating technique [18]. The clock gating process can be found in three distinct cell types: those that rely on latches and flip-flops, as well as those that rely on gates. The downside is that the positive edge set off counter has a glitch when the empower signal transitions from 1 to 0 and the clock is on the rising edge [19], [20]. Given that root cause, it stands to reason that the result produced is flawed. When empower is set to 1, the GCLK is put in jeopardy by the instability of this circuit [21]. The increased clock gating technique will be implemented during simulations and synthesis of SRAM and sequential circuits to cut down on leakage power. In a latch-based approach, clock switching activity triggers DFF and logics. Here, the emphasis is on lowering latencies and increasing power efficiency. In this work, static and dynamic power reduction are applied effectively to outperform prior approaches. This section serves as a synopsis of the paper itself. Power efficiency research on very large scale integrated circuits (VLSIs) is the subject of Section II. The proposed logic, along with certain novel and helpful algorithms, are presented in Section III. Section IV presents the results and comments. The rationale and improvements are summed up at the end of section V.

#### I. LITERATURE SURVEY

Zamin Ali Khan, et al. (2011) has presented the power consumed VLSI design with power optimization approach, which utilized the genetic algorithm. Booth multiplier VLSI design is constructed to test the power by triggering gated switching logic. Here the GA is used to find out the different combination of gates logic onto the power estimation to determine the fitness value; these consequently reduce the power. Benchmark ISCAS-89 circuit is used and performance analysis depends on the gated logics and power consumption on that circuit. Physical design of VLSI circuit utilized the chip analysis and optimization using GA.

Bo-Cheng C Lai, and Jiun-Liang L, (2016) has presented the multiport memory logic on the RAM design with FPGA implementations. The use of Block RAMs (BRAMs) is a basic execution factor for multiported memory plans on FPGAs. Not exclusively does the exorbitant request on BRAMs block the utilization of BRAMs from different parts of a plan, however the complex steering among BRAMs and interconnection likewise restricts the frequency range. This presents a shiny new viewpoint and a more proficient method of utilizing a regular two peruses one compose memory as a 2R1W/4R memory. By abusing the 2R1W/4R as the structure block, this presents a various leveled plan of 4R1W memory that requires 25% less BRAMs than the past methodology of copying the 2R1W module. Recollections with more read/compose ports can be reached out from the proposed 2R1W/4R memory and the various leveled 4R1W memory.

Nandita S, et al. (2015) has presented the clock gating technique on VLSI circuits for power reduction strategy. The framework is a coordination of fundamental structure contains sensor framework, control units into existing power frameworks which could be actualized as Silicon on Chip (SoC) in VLSI circuits. VLSI circuits can be both sequential and combinational. In consecutive circuits, the clock is the significant wellspring of dynamic power utilization. The method of clock gating is utilized to lessen the clock power utilization by removing the inactive clock cycles. VHDL-based strategy, to embed the clock gating circuit and furthermore the unique power because of this is assessed.

C Ashok Kumar, et al. (2020) has presented the loss minimization strategy of VLSI circuits to analyze the power. The solitary chip plannedto reduce low territory frameworks for bringing more proficient gadgets, which are more modest in size. Circuit produced at a very high rate and they devour a space parcel more than they used. The premier worry of VLSI engineers was Area, power performance and Cost. Power has consistently been an optional concern. Latest thing has given more weight to Area, Power and Delay because of versatile specialized gadgets. The high velocity calculation gadgets with complex usefulness are a developing pattern which is request to low power utilization.

Sreenivasulu, et al. (2016) has presented the optimized sequential circuit to reduce the power leakage by multi threshold CMOS circuitry. This method designed to gives lower leakage current and offers upgraded speed. It utilizes low edge voltage gadgets for low leakage and high limit voltage segments as rest semiconductors. These rest semiconductors are sufficient to disconnect the rationale modules from the stock, ground to lessen the spillage current. Furthermore the most un-conceivable time for turn ON state in a circuit is essential worries for power utilization.

Xuan-Thuan N, et al. (2018) has proposed the RAM based content addressable memory architecture on FPGA using hierarchical partitioning approach. In the clock cycle, the update phase of an RAM-based content-addressable-memory consistently endures high idleness. Two essential drivers of such inactivity include: (1) the mandatory eradicating stage alongside the composing stage and (2) the significant distinction in information width between the RAM-based CAM and the advanced frameworks. The design of RAM-based twofold CAM updates the low latency. A few RCAMs, whose information width goes from 8 to 64 bits, were incorporated into a 256-bit framework for the assessment.

Priya Singh and Ravi Goel, (2014) has presented the comprehensive study of power optimization technique in sequential circuit. Here the clock gating is performed to improve the result. Low power VLSI circuit is the most basic issues in the present ASIC plan, as the element size is downsized and there is a pressing requirement for power advancement. Clock gating is perhaps the most rich and exemplary methods for decrease of dynamic influence, significant factor in all out power utilization of any VLSI circuit. Clock gating procedure empowers saving of electrical power utilized by PC processors. It guarantees power saving by turning on a practical logic block clock, yet just when required. The survey of existing clock gating procedures and its focal points furthermore, impediments with a demo of D flip lemon and 4 bit Pseudo Random Binary Sequence Generator.

A Jagadeeswaran, et al. (2012) has presented the optimized power level based sequential pulse triggering approach. Flip-flops are the significant storge components in all SOC's. They oblige the majority of the power that has been applied to the chip. Flip-flop is quite possibly the power utilization parts. It is essential to decrease the leakage power in both clock circulation and flip-flops. The power

delay is principally because of the clock delays. The deferral of the flip-flop ought to be limited for effective usage. This venture moves around in supplanting regular expert slave based on D-FF to a pulse set off flip flop which goes about as a recognition substitute for low power applications. In this, semiconductor sizes and heartbeat age circuit can be further diminish for power saving. Here UMC CMOS 180nm innovation is use in SPICE device to plane for the structure.

### II. PROPOSED METHOD

The proposed design of SRAM and sequential counter circuit is used for analyzing the power by using improved clock gating technique. Here the Static Random Access Memory circuit is designed with improved clock gating technique using D-latch based buffer circuitry of gated clock generation to reduce the power dissipation and the counter circuit of sequential logic is designed with improved clock gating technique. In this, the clock and enable signal applied on the gated clock generation module using D-Latch circuit and it is enabled with the AND logic. Based on the triggering state of the clock switching, the gated clock is generated to the SRAM and sequential counter circuits. When the circuit is in idle condition, the clock switching state occurs with triggering problem this causes increased leakage. Therefore, the clock gated switching control based logic is designed to utilize the SRAM and sequential counter logic circuit with improved clock gating technique. The proposed block diagram of power reducing technique of SRAM and sequential circuits are using the improved clock gating technique is given in the figure1.



## Figure1. Proposed block diagram of power optimized SRAM and sequential circuits

The VLSI circuit optimization involved with various technique for improving the performance. By changing the width and length of the transistor, the minimum impact is possible on the VLSI layout circuit. While connecting source and load impedance, the buffer is used to reducing the number processing stages. Mathematical Statistician and Engineering Applications ISSN: 2326-9865



Figure 2. RTL view of Bidirectional counter with Improved Clock Gating Technique

The RTL schematic of Bidirectional counter circuit is shown in figure2. The load decoupling is also helpful for reducing the critical path on circuitry. By strengthening the switching activity, the clock signal variation may get better computation. The static power dissipation of CMOS circuit is reduced by capacitance utilization with better transition activity and the pre-charging the higher capacitance to improve the speed.

## A. SRAM circuit

Synchronous RAM is designed with the improved logic of gated clock generation circuit to reduce the power leakage. D Latch registry with level delicates the positive lock passes contribution to yield on high stage, hold time on low enable states. Here the positive register tests on rising edge with sample input and the edge triggering is performed with the flip flops. Static power optimization with clock gated signal generation triggers the logic by switching activity and adding of BUFF logic on gclk. Here the Static power of RAM is controlled and optimized the power with effective utilization.



Figure3. SRAM circuit RTL schematic

SRAM logic structure is designed to utilize the clock gating approach with RTL view (see figure3). The clock gating strategy has been created to evade leakage power. When the framework is inactive, the clock switching timing of clock gating is TURN OFF. Explicitly for flip-flops, clock gating implies debilitating the clock signal when the info information doesn't change away the information. It may be applied from the framework level where the whole useful unit can be specifically set into rest mode, or from the sequential circuit level where a few bits of the circuit are in rest mode while the rest of the logic blocks are working. In any case, Clock gating doesn't come free of charge. Additional logics and interconnects are needed to produce the clock empowering signals.

## B. Sequential counter Circuit

Sequential counter circuit with bidirectional logic designed with the improved clock gating technique to reduce the power leakage. Here the RTL gate level performance is used for the gated clock circuits to improve the performance. Register with BUFFER utility on D-FF is shown in RTL view (see Figure 4).



Figure 4. RTL view of BUFF added D-FF

Power consumption techniques mainly focus the static and dynamic to improve the performance of VLSI circuits. Aside from this short out and leakage assumes a crucial part in fixing the general energy utilization in a circuit. Static power is because of the quantity of intelligent a part utilized in the module and dynamic happens as aftereffect of number of transient states in the logics. Short circuit flows additionally happen in this situation of when both NMOS and PMOS semiconductors are in ONactive state. Capacitive activity prompts dynamic energy utilization, which is most moving issue to bargain with as exchanging movement is high in consecutive circuits. If the circuit allows for timing logic with switching activity, the clock edges are reducing its existence on precharging state of capacitance.

## C. Modified Clock gating technique

At the point when the present and next condition of the D flip failure is noticed, it is seen that when two nonstop information sources are indistinguishable, the D flip failure gives a similar incentive as yield. The clock cycle that is taken care of into the D flip lemon when the yield doesn't shift is named as inactive clock cycles. To eliminate these, at the point when the flip lemon are of various qualities the EXOR entryway passes a yield 1 which is given as a yield to the AND entryway alongside a clock beat gave to the flip lemon for additional exchanging movement that happens during various patterns of the clock beats.

# $Pd = Cs (Vcc)^2 f_{clk}$

Where the cumulative value of switching clock is denoted as Cs and f\_clk mentioned the frequency of clocking to reduce the dynamic power 'Pd' and Vcc denoted as power supply utility to the module.



Figure 5. Block diagram of improved clock gating with D-FF

The Clock gating wit DFF is given in the figure5. Setup time and hold time are continually influenced by their contributions as long as empower signal is affirmed. They are empowered, their substance changes promptly when their sources of info change. Flip-flops, then again, have their content change just either at the rising or falling edge of the empower signal. This empower signal is normally the controlling clock signal. After the rising or falling edge of the clock, the flip-flop content remaining parts steady even.

## III. RESULTS AND DISCUSSION

Thus the design model of SRAM and sequential logic of counter circuit is effective utilization. Modification in clock gating technique reduces the leakage power than traditional approaches. The module comprises of one 8-input combinational logic-into table with four devoted registers and is viewed as a major structure of FPGA block.



Figure6. Simulation result of SRAM circuit

The simulation result of SRAM is shown in figure 6. Here the gated clock is generated and determines the better utility of performance. The –bit utilization memory is constructed to improve the synchronous logics and it is clock gating is improved the performance of area and delay utility. Here the Table 1 and 2 shows the results of area and delay.

SRAM-Device utilization Summary					
Slice Logic	Use	Availab	Utilizat		
Utilization	d	le	ion		
Slice Registers	9	93,120	1%		
Slice LUTs	6	46,560	1%		
Number used as	2	16 560	1.0/		
logic	2	40,300	1 %0		
Number used as	4	16 720	1.0/		
Memory	4	10,720	1 %0		
Number of	2	11.640	1.0/		
occupied Slices	5	11,040	1%		
Number with an	1	6	16%		

## Table1: Area utility of SRAM logic with power optimization strategy

unused Flip Flop			
No. of fully used	5	6	<u>8</u> 20/
LUT-FF pairs	5	0	0370
slice register			
sites lost	7	03 120	1.04
to control set	,	95,120	1 70
restrictions			
Bonded <u>IOBs</u>	27	240	11%
BUFG/BUFGCTR	2	32	60/
Ls	2	52	070

· · ·	
Parameters of delay	Value
Minimum period:	1.257ns
Input arrival time before clock with	1.324ns
maximum delay utility	
Output required time after clock -	1.148ns
maximum reach	
path delay - gclk	0.935ns
Clock period	1.257ns
Net delay	0.533ns

The power analysis is the major concern in proposed logic, which utilizes the better utilization on the synchronous RAM with XPower Analyzer tool in Xilinx ISE. Both Static and dynamic power is analyzed with the voltage and current utility, which is shown in the figure7. When the register activity is TURN OFF, the input data need to register the gated clock and clock gets OFF state. The enable and clock applied on the register block, this is the enable clock gating signal.

👔 Xiinx XPower Analyzer - syncRAM.ncd -	[Table View]	Are of the	a ray to	and if he	Married Woman	-	ΥĽ.						- 5 X
🗿 Rie Edit View Tools Help													.85
👌 🖥 🖉 🔕 🖥													
Report Navigator	X	B	CD	E	F	G H	1	J	(	L	N	N	د
Ver □ Data Statop □ Data Antip Rates □ Smay □ Conterce Lenel □ Deals □ Spil Heachy □ Spil Heachy □ Spil Antonen □ Spil Antonen □ Spil Antonen □ Spil Antonen □ Conterce Lenel □ Spil Antonen □ Spil Antonen □ Spil Antonen □ Conterce Lenel □ Conterce	Porce     Fanly     Pat     Pat     Pat     Pacage     Temp Date     Proces     Sveet Gode     Temp Clock     Porces     Proces     Proces	Viteu6 pcGnk/781 F484 Connercial Typical -11 No Na 250 Na Na Na Na Na Na Sto 11 Na Na Na Sto 11 Na	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	n-Chip Power kis 0 lais 0 kage 1 lai 1 Tremal Properte	10) Used 2000 2 2000 2 2000 2 28 2000 27 28 28 28 29 27 27 27 27	Avalable Utic 48660 240 240 Nax Ambient Aunot () 221	ation (14) 	Soph Source Vicant Vicaux VicauX VicauX MGTAVic NGTAVic Supply	Sumay Vidage 0500 2500 2500 1000 1000	Total Current (H) 0.435 0.045 0.035 0.213 0.213 0.213 7.048	Dynamic Current (A) 0.000 0.000 0.000 0.000 Dynamic 0.000	Quessent Current (M) C 0.455 C 0.005 C 0.007 C	Ē
Default Calculated	Custon TJB (C/W) Board Tenperature	NA O NA	-										

Figure7. XPower analyzer result of SRAM

Sequential circuit power reduction is determined the power, area and delay. The ISim result of sequential logic with bidirectional counter is designed and it is shown in figure 8.



Figure8. Simulation result of Bidirectional counter with power optimal strategy

Device Utilization Summary						
Slice Logic Utilization	Used	Available	Utilization			
Number of Slice Registers	9	93,120	1%			
Number of Slice LUTs	11	46,560	1%			
Number used as logic	11	46,560	1%			
Number used as Memory	0	16,720	0%			
Number of occupied Slices	5	11,640	1%			
Number with an unused Flip Flop	2	11	18%			
Number with an unused LUT	0	11	0%			
Number of fully used LUT-FF pairs	9	11	81%			
Number of slice register sites lost to control set restrictions	7	93,120	1%			
Number of bonded <u>IOBs</u>	24	240	10%			
Number of BUFG/BUFGCTRLs	1	32	3%			

Table3: Device utilization of bidirectional-counter circuit

Device utilization summary determines the utility of area, which is given in the table 3. Various delays like path delay, net delay and gate delays are analyzed and it is given in the table 4.

Parameter	Value
gclk	5.859ns
Clk	1.765ns
input arrival time before clock	1.551ns
Maximum output required time after	1.148ns
clock	
Maximum combinational path delay	0.935ns
Net delay	1.244ns

Table4: Delay report of sequential circuit

Bidirectional counter circuit uses the improved clock gating technique for power analysis, which is shown in the figure9. Shifting and DFF register utilities are the major logic block of RTL view. Clock pair shared flip flop based logic, low-swing DFF based logic and gated model of SRAM designs are compared to the proposed logic and it achieves the best result for proposed power reduction technique, which are shown in table 5.

Xiinx XPower Analyzer - D_FF.ncd - [Tabl	e Vew]	a true I bright constant by in	a hanal 💼 🚺
🗑 File Edit View Tools Help			. 8 ×
ð 🛛 🕫 🕄 🗎			
Report Navigator 🛛 🗙	A B (	CDEFGHI	J K L N N A
Ver	Decisa         Vitradi           Faniy         Vitradi           Pati         VSS/N 700           Pation         VSS/N 700           Pation         VSS/N 700           Pation         VSS/N 700           Pation         VSS/N 700           Vecoming         VS	Ordp         Prove IN         Last         Acidate         Matter (A           Doite         0.00         1         -	Same         Teal         Openant         Control         Cont

Figure9. XPower analyzer report of Sequential circuit

<b></b>							
Experiment	Power	Delay(ns)					
	( <b>mW</b> )	[25]					
Existing LSDFF	26.3	52					
based logic [17]							
Existing CPSFF-	14.2	68					
with Pass transistor							
logic [17]							

Table5.	Com	parison	results
I abics.	COM	parison	ICSUID

Existing - Gated Vdd	63	112
methodology [7]		
Proposed power	1.065	6
reduction logic		

In latch based clock gating procedure, a sensitive latch is utilized as the control component, to control the Enable pin, that is taken care of to the "AND" "OR" gate level for gating the clock signal. This latch is permitted to mirror the difference in Enable pin. The clock holds the estimation of empower signal from the dynamic edge of the clock till the idle edge of the clock. In the event that the "AND" is utilized for circuits working on certain edge of clock pulse. Therefore, the proposed clock gating based SRAM and Sequential circuit improves the result of area, delay and power than existing work.

#### IV. CONCLUSION AND FUTURE SCOPE

Thus it conclude that the design logic of SRAM and sequential counter circuit is improved the performance using improved clock gating technique. Here the power reduction strategy is performed with D-Latch based clock switching with triggering of RTL module in improved clock gating technique. The consequence of this kind of clock gating procedure on a D flip failure is as appeared. Power improvement, generally consigned to the combination, and situation and directing stages, has climbed to the System level also, RTL. HDL can thus utilize clock gating to turn off idle segments of the plan and decrease generally speaking dynamic power utilization. Thus the RTL view of gate level examination determines the better result of SRAM and sequential Bidirectional counter circuit using improved clock gating approach. In future, the work may extend with the voltage limiting and managing approach for power reduction.

#### REFERENCES

- [1] C Ashok Kumar, B K Madhavi, K Lal Kishore, "Methods and analysis for low power VLSI design," International Journal of analytical and experimental modal analysis, 12(1): 3427-3435, Jan. 2020.
- [2] Bo-Cheng Charles Lai, and Jiun-Liang Lin, "Efficient Designs of Multiported Memory on FPGA," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, April 2016. DOI: 10.1109/TVLSI.2016.2568579.
- [3] Xuan-Thuan Nguyen, Trong-Thuc Hoang, Hong-Thu Nguyen, Katsumi Inoue, and Cong-Kha Pham, "An Efficient I/O Architecture for RAM-based Content-Addressable Memory on FPGA," IEEE Transactions on Circuits and Systems II: Express Briefs, 66(3):472-476, IEEE 2018. <u>https://doi.org/10.1109/TCSII.2018.2849925</u>
- [4] Nandita S, Navamitha S Prakash, Shalakha D, Sivaranjini D, Swetha Sri Lakshmi G, Bala Tripura Sundari B, "Power reduction by clock gating technique," Procedia Technology-Smart Grid technologies, vol. 21, pp. 631-635, Aug. 2015.
- [5] Jitesh S, and S S Salankar, "Clock gating A power optimizing technique for VLSI circuits," Proceedings of the Annual 2011 IEEE India Conference, 16-18 Dec. 2011, Hyderabad.
- [6] Monteiro J., Devadas S. (1997) Optimization Techniques for Low Power Circuits. In: Computer-Aided Design Techniques for Low Power Sequential Logic Circuits. The Springer International Series in

Engineering and Computer Science (VLSI, Computer Architecture and Digital Signal Processing), vol 387. Springer, Boston, MA. <u>https://doi.org/10.1007/978-1-4615-6319-8\_5</u>

- [7] Aswini V, Muralidharan J, (2019). Reduction of power in Sram Cell with Gated VDD Methodology, International Journal of Recent Technology and Engineering, 7(5S4): 380-382.
- [8] Zamin Ali Khana, S. M. Aqil Burneyb, Jawed Naseemc, Kashif Rizwan, "Optimization of Power Consumption in VLSI Circuit," International Journal of Computer Science Issues, 8(2):648-653, March 2011.
- [9] S. Nireekshan Kumar, J. Grace Jency Gnannamal, "Delay and Power Optimization of SequentialCircuits through DJP Algorithm," Proceedings of the World Congress on Engineering 2008 Vol I, WCE 2008, July 2 - 4, 2008, London, U.K.
- [10] J. Monteiro; J. Rinderknecht; S. Devadas; A. Ghosh, "Optimization of combinational and sequential logic circuits for low power using precomputation," Proceedings Sixteenth Conference on Advanced Research in VLSI, USA, 27-29 March 1995. <u>https://doi.org/10.1109/ARVLSI.1995.515637</u>
- [11] Peiyi Zhao; Zhongfeng Wang; Guoqiang Hang, "Power optimization for VLSI circuits and systems," IEEE International Conference on Solid-State and Integrated Circuit Technology, 1-4 Nov. 2010, Shanghai, China.
- [12] Shih-Hung W, Yu-Min K, Shih-Chieh C, "Timing optimization in sequential circuits by exploiting clock-gating logic," ACM Transactions on Dsign Automation of Electronic system, 17(2):April 2012, <u>https://doi.org/10.1145/2159542.2159548</u>
- [13] P. Sreenivasulu, K. Srinivasa Raoand A. Vinaya Babu, "Optimizing Power in Sequential Circuits by Reducing Leakage Current using Enhanced Multi Threshold CMOS," Indian Journal of Science and Technology, 9(36), DOI: 10.17485/ijst/2016/v9i36/102601, Sept. 2016.
- [14] A.Jagadeeswaran, Dr.C.N.Marimuthu, "Power Optimization Techniques for Sequential Elements Using Pulse Triggered Flip-Flops with SVL Logic," Journal of VLSI and Signal Processing, 1(4): 31-36, Dec. 2012.
- [15] Rashmi S, CVS Chaitanya, G Subramanya Nayak, "Power reduction of a functional unit using T-level Clock gating and operand Isolation," IEEE Inter. Conf. on distributed computing, VLSI, Electrical circuits and robotics, Aug. 2019.
- [16] Priya Singh, Ravi Goel, "Clock Gating: A Comprehensive Power Optimization Technique for Sequential Circuits," International Journal of Advanced Research in Computer Science & Technology, 2(2): 321-324, June 2014.
- [17] DMaheshkumar and R Kannusamy, (2017). An Efficient Design of Low power sequential circuit using clocked pair shared Flipflop, International Journal of Applied Engineering Research, 12(2):233-237.
- [18] Dushyant K Sharma, "Effects of different clock gating techniques on Design," International Journal of Scientific and Engineering Research, 3(5): May 2012.
- [19] Abhishek Nag and Sanbhu Nath P, "An Autonomous Power and Clock Gating Technique in SRAM-Based FPGA," Proceedings of the International Conference on Nano-electronics, Circuits & Communication Systems. Lecture Notes in Electrical Engineering, vol 403. Springer, Singapore. 25 March 2017.<u>https://doi.org/10.1007/978-981-10-2999-8\_1</u>

- [20] L. Sterpone; L. Carro; D. Matos; S. Wong; F. Fakhar, "A new reconfigurable clock-gating technique for low power SRAM-based FPGAs," Proceedings of the conference2011 Design, Automation & Test in Europe, 14-18 March 2011, France. <u>https://doi.org/10.1109/DATE.2011.5763128</u>
- [21] M.Tamilselvi, P.Vedhanayagi, Dr.K.Ramasamy, "Implementation of 13T SRAM Using Power Gated Techniques,"International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, 6(1):146-156, March 2017.
- [22] Mukhraj Bana1, Vipin Gupta, "Power Optimized Memory Organization Using Clock Gating," International Journal of Engineering Research & Technology, 3(4): 1191-1193, April 2014.
- [23] Mahendra Pratap Dev; Deepak Baghel; Bishwajeet Pandey; Manisha Pattanaik; Anupam Shukla, "Clock gated low power sequential circuit design," IEEE Conference on Information & Communication Technologies, 11-12 April 2013, Thuckalay, Tamil Nadu, India.
- [24] Nag A., Pradhan S.N. (2017) An Autonomous Power and Clock Gating Technique in SRAM-Based FPGA. In: Nath V. (eds) Proceedings of the International Conference on Nano-electronics, Circuits & Communication Systems. Lecture Notes in Electrical Engineering, vol 403. Springer, Singapore. <u>https://doi.org/10.1007/978-981-10-2999-8\_1</u>
- [25] Janaki Rani, (2012). Leakage power reduction and analysis of CMOS Sequential Circuits, International Journal of VLSI Design and Communication systems, 3(1): 13-23.DOI: <u>10.5121/vlsic.2012.3102</u>
- [26] Smith AM, Constantinides GA, Cheung PYK (2010) FPGA architecture optimization using geometric programming. IEEE Transactions on Comput-Aided Design Integrated Circuit Systems, 29(8):1163– 1176.