Anju Asokan. A Hybrid Test Data Compression Technique for VLSI Circuits. MSEA 2022, 71, 7255-7266.