Anju Asokan, “A Hybrid Test Data Compression Technique for VLSI Circuits”, MSEA, vol. 71, no. 4, pp. 7255–7266, Dec. 2022.