Dr. D. R. V. A. Sharath Kumar, Sudhir Dakey, “Increased Clock Gating Efficiency for SRAM and Sequential Circuits”, MSEA, vol. 71, no. 3, pp. 1029 –, Jun. 2022.