Dr. D. R. V. A. Sharath Kumar, Sudhir Dakey. “Increased Clock Gating Efficiency for SRAM and Sequential Circuits”. Mathematical Statistician and Engineering Applications, vol. 71, no. 3, June 2022, pp. 1029 -, doi:10.17762/msea.v71i3.270.