Pooja Krishnamurthy Revankar, Dr. H. C. Hadimani, Dr. Udara Yedukondalu. Design and Implementation of 64 bit High Speed Floating Point Multiplier for DSP Applications. MSEA [Internet]. 2022Jun.9 [cited 2024Apr.29];71(3):767 -. Available from: https://www.philstat.org/index.php/MSEA/article/view/216